A. Morales Villanueva and C. Briceño Aranda, “Design and implementation of a neural network in an FPGA for pattern recovery”, TEC, vol. 17, no. 2, pp. 1–12, Dec. 2007.