Morales Villanueva, Aurelio, and Cesar Briceño Aranda. 2007. “Design and Implementation of a Neural Network in an FPGA for Pattern Recovery”. TECNIA 17 (2):1-12. https://doi.org/10.21754/tecnia.v17i2.367.