Morales Villanueva, A. and Briceño Aranda, C. 2007. Design and implementation of a neural network in an FPGA for pattern recovery. TECNIA. 17, 2 (Dec. 2007), 1–12. DOI:https://doi.org/10.21754/tecnia.v17i2.367.